Newsletter

FPGA design and verification solutions from Lattice and Aldec





Courtesy of Programmable Logic DesignLine

The folks at Lattice Semiconductor and Aldec have announced a new OEM agreement that will deliver the only OEM FPGA mixed language simulator.

Active-HDL Lattice Edition will be bundled with Lattice's ispLEVER design tool suite, providing mixed language simulation (VHDL, Verilog and SystemVerilog), co-simulation with Simulink from The MathWorks and simulation support for Lattice encrypted IP Cores.

About Active-HDL Lattice Edition
Active-HDL Lattice Edition boasts high performance simulation for Lattice designs, mixed HDL language support, and a host of productivity enhancers ranging from testbench generation from a graphical waveform to co-simulation with The MathWorks Simulink.

By comparison, Active-HDL Lattice Web Edition is designed for single language simulation, either VHDL or Verilog, and smaller designs more typical of devices supported by the ispLEVER Starter and ispLEVER Classic tools.

Features

  • Support for all Lattice CPLD/FPGA devices
  • Mixed VHDL, Verilog, and SystemVerilog (Design) simulation support
  • Testbench generation from waveforms
  • Batch mode simulation
  • Macro, Tcl/Tk and PERL script support
  • Simulation of Lattice encrypted IP
  • Code execution tracing
  • Advanced breakpoint management
  • Graphical waveform viewer and editor
  • Memory viewer
  • Simulink co-simulation (from within ispLEVER Design Tool Suite)

About the Lattice ispLEVER design tool suite
The ispLEVER design tool suite is the flagship design environment for the latest Lattice FPGA products. It provides a complete set of powerful tools for all design tasks, including project management, IP integration, design planning, place and route, in-system logic analysis, and more.

The ispLEVER suite is provided on CD-ROM and DVD for Windows, UNIX or Linux platforms. ispLEVER Windows includes industry leading third party tools from Lattice partners Synplicity and Aldec for synthesis and simulation.

Pricing and availability
Active-HDL Lattice Edition will be bundled with the next version of Lattice's ispLEVER design tool suite. Active-HDL Lattice Web Edition will be made available free of charge on www.latticesemi.com to support the users of Lattice's ispLEVER Classic and ispLEVER Starter design tools.

Lattice's ispLEVER 7.1 for Windows, including Aldec Active-HDL Lattice Edition, will be available without charge for customers with active design tool maintenance contracts. The price of the full ispLEVER design tool suite starts at $895 for the Windows version.



 






Related Content

WEBINAR
1. The Big Design Squeeze: How to get faster design turns in FPGA-based designs

TECH PAPER
2. AUTOSAR and FlexRay: A Tale of Two Standards

WEBINAR
3. Quick Start Embedded System Development with Spartan-6 and Virtex-6 FPGAs

TECH PAPER
4. Improving Electromagnetic Noise Immunity in Serial Communications Systems

 


 Featured Jobs
Ascension Health seeking Solutions Development Analyst in St. Louis, MO

National Semiconductor seeking Principal IC Design Engineer in Santa Clara, CA

Taylor Guitars seeking Sr. Web Designer in El Cajon, CA

Covidien seeking Hardware Manager in Boulder, CO

Sierra Nevada seeking Software Engineer in Hagerstown, MD

More jobs on EETimesCareers
 Sponsor
 CAREER CENTER
Ready to take that job and shove it?
SEARCH JOBS:

 SPONSOR

 RECENT JOB POSTINGS
For more great jobs, career related news, features and services, please visit EETimes' Career Center.