Saving Time with Analog Simulation

The information age continues to drastically change the designs around us. The days when all electrical design was in the analog designer's realm are long gone. Even though the majority of designs are digital, there is still one corner of the design world that continues to work at balancing voltages and currents to make things happen. Sometimes the analog engineer's art is performed with only a pencil and a calculator. Others take a breadboard to the lab and work it out there. Many have embraced the virtual breadboard of the spice engine to make their designs sing. Whatever the method used, there is pressure to do it faster.

Note: By clicking on the above link, this paper will be emailed to your TechOnline log-in address by Mentor Graphics.

TECH PAPER
1. Concurrent Optimization: Rethinking Timing Optimization to Target Clocks and Logic at the Same Time

WEBINAR
2. DFM Strategy for Yield Closure

WEBINAR
3. Mentor Graphics' Place and Route Solution

TECH PAPER
4. Yield Optimization of Power-On Reset Cells and Functional Verification